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Abstract 
 
        A simple method for monitoring the switching activity (forming, set, reset events and stuck-at-0/1 faults) in 
memristive cross-point arrays with line resistance effects is proposed. The method consists in correlating 
incremental current changes in a four-terminal configuration with the location of the switching cell within the 
array. To this end the potential drop in the interconnection wires as well as the nonlinearity of the switching 
elements are considered. The problem is solved by iterating the Kirchhoff’s current law for the coupled word and 
bit lines with appropriate boundary conditions. The main experimental advantage of the proposed method is that 
only four SMUs (source-measurement unit) are needed to identify the switching cell. In this way, our method 
could greatly contribute to foster the system-level reliability analysis of cross-point arrays since additional 
circuitry for the individual addressing of the switching device is not required.      
1 line space  
 
1. Introduction 
 
Memristive cross-point arrays (CPA) are nowadays 
intensively investigated by academia and industry 
because of their relevance in the fields of 
information storage and artificial intelligence [1]. 
CPAs are often associated with the matrix-vector 
multiplication operation which is a key operation in 
many computationally intensive algorithms [2,3]. In 
memory devices, the direct interconnection of 
devices (selectorless CPA) leads to the so-called 
sneak-path problem [4]. A CPA basically consists in 
the combination of two networks of vertical (N bit 
lines) and horizontal (M word lines) wires with a 
passive nonvolatile memory device or memristor at 
each intersection (see Fig. 1). Both for memory and 
neuromorphic applications, the conductance of each 
memristive device is set to a specific value 
representing a memory state or a synaptic weight, 
respectively. In addition, as the fabrication 
technology improves and the device dimensions 
shrink, the line resistance in CPAs is becoming a 
serious issue [5,6]. CPAs are not exempt from 
suffering faults related to the switching capability 
both associated with the fabrication process and with 
the lifetime of the devices [7-10]. This work explores 
the possibility of investigating reliability aspects of 
CPAs from a system-level approach. The idea is to 
rework the 2D current-ratio (CR) technique used to 
localize the occurrence of successive breakdown 
events in MOS transistors for the CPA case [11]. The 
method consists in biasing the structure appropriately 
and correlating incremental current changes in the 
terminals with the location of the switching event. 
This requires determining the voltage distribution at 
each node of the CPA considering the 
interconnection resistances. Recall that this voltage 
distribution modifies as the switching cells change 
their states. This is a complex nonlinear problem that 
is often solved using circuit simulators [12]. As the 
switching device, we will use in this work the 
memdiode (diode with memory) which allows to 
simulate a continuum of states by simply changing a 
parameter in the model [13]. 
 
 
 
 
 
 
 
 
Figure 1. a) Typical MxN CPA with line resistance. b) Detail of 
the intersection between word and bit lines. The symbol 
corresponds to the memdiode. 
  
2. Method description and equations 
 
 The method proposed to identify the locations 
(1iM,1jN) of the switching cells is based on 
detecting current changes in a four-terminal 
configuration. The CPA is connected as depicted in 
Fig. 2a. VN, VS, VE, VW and IN, IS, IE, IW correspond to 
the North, South, East and West voltage and current 
terminals, respectively. The arrows indicate the 
positive convention for the currents. Figure 2b 
illustrates the connections at a particular intersection. 
Notice that the switching element between word and 
bit lines is represented by a memdiode.  
 
 
 
 
 
 
 
 
 
 
 
Figure 2. a) Four-terminal connection considered in this work and 
current convention. b) Detail of the intersection between the top 
and bottom wire networks.  
 
It is easy to demonstrate that, according to 
Kirchhoff’s current law, Vij and V’ij, the voltages at 
the top and bottom networks, respectively, can be 
expressed as:  
 
𝑉𝑖𝑗 =
1
2
[𝑉𝑖𝑗−1 + 𝑉𝑖𝑗+1 − 𝑟𝐼𝑖𝑗]                (1) 
 
𝑉𝑖𝑗
′ =
1
2
[𝑉𝑖−1𝑗
′ + 𝑉𝑖+1𝑗
′ + 𝑟𝐼𝑖𝑗]                (2) 
 
where 𝐼𝑖𝑗 = 𝐼(𝑉𝑖𝑗 − 𝑉𝑖𝑗
′ ) is the current that flows 
through the memdiode ij and r he resistance of each 
section of the wire. Notice that (1) and (2) define a 
system of coupled nonlinear equations that can be 
solved by iteration.  
 
 
 
Figure 3. a) Voltage distribution at the CPA nodes (VW=VE=1V 
and VN=VS=0V). b) Voltage distribution as a function of the 
position along the 16x16 network and wire resistance r.  
 The boundary conditions at the four terminals in 
Fig. 2a will depend on the kind of test we want to 
carry out. We can leave the terminals opened or 
closed. For instance, in a constant voltage stress 
experiment, we bias the top and bottom wire 
networks with voltages VW=VE=1V and VN=VS=0V. 
Of course, these values will depend on the particular 
characteristics of the array but should be in a range 
compatible with the switching process of interest 
(forming, set, reset, stuck-at faults, etc.). Figure 3 
shows the voltage distribution Vij-V’ij in a 16x16 
CPA when all the devices are in the high resistance 
state (HRS). Notice the surface curvature associated 
with the voltage drops caused by the wire 
resistances. It is clear that not all the devices see the 
same voltage drop. For example, this could strongly 
affect the set time of the devices which is expressed 
as [14]: 
 
𝜏𝑆 = 𝜏0𝑒𝑥𝑝 (−
|𝑉𝑖𝑗−𝑉𝑖𝑗
′ |
𝑉0
)                    (3) 
 
where 0 and V0 are constants. As observed in Fig. 3, 
the largest voltage drops occur at the corners of the 
array, and therefore those devices are expected to 
switch first. If we want to correct this nonuniform 
voltage distribution, resistance compensations at the 
terminal wires are an option [15]. Importantly, in 
what follows, the temporal aspect of the switchings 
is not considered. From here on the attention is 
exclusively focused on determining the position of 
the switching event within the array.  
 Similarly to the 2D CR method used to localize 
the failure sites in the gate oxide of a MOS transistor 
[11], we can locate the switching device using:    
 
𝑖 = 𝑖𝑛𝑡 (
𝑀∆𝐼𝐸
∆𝐼𝑊+∆𝐼𝐸
) + 1                     (4) 
 
𝑗 = 𝑖𝑛𝑡 (
𝑁∆𝐼𝑆
∆𝐼𝑁+∆𝐼𝑆
) + 1                     (5) 
 
where IN, IW, IS, and IE refer to the incremental 
current changes at the four terminals. int is the 
integer part of the number. The basic idea is that 
each switching event generates a perturbation in the 
CPA voltage/resistance distribution which is 
detected in the terminal currents. The magnitude of 
the current changes is related to the distance of the 
switching cell to each of the opposite terminals. 
 
 
3. Memdiode model 
 
In this work, the switching elements at the 
intersections of the lines are modelled as memdiodes. 
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A memdiode is a behavioral memory device 
represented by a diode with hysteretic properties 
[13,16]. For the sake of completeness, it is succinctly 
reviewed here. Physically, the memdiode expresses 
the presence of a potential barrier (Schottky, 
tunneling, quantum constriction, etc.) that controls 
the electron flow. This barrier remains stable (even if 
the power is turn off) until it is modified by a set or 
reset process. The memdiode model follows a typical 
memristive scheme, i.e. its conduction properties are 
described by two equations, one equation for the 
electron transport (I-V) and a second equation for the 
memory state of the device (-V) which changes 
according to the input signal. Since we will not deal 
here with hysteretic properties and switching 
transients, a discussion about the memory operator is 
irrelevant for the present analysis. The equation for 
the I-V characteristic of a memdiode is expressed as: 
       
𝐼(𝑉) = 𝑠𝑔𝑛(𝑉){(𝛼𝑅)−1𝑊{𝛼𝑅𝐼0()𝑒𝑥𝑝[𝛼(|𝑉| +
             +𝑅𝐼0())]} − 𝐼0()}                                   (6) 
 
where 𝐼0() = 𝐼𝑚𝑖𝑛(1 − 𝜆) + 𝐼𝑚𝑎𝑥𝜆 is the diode 
current amplitude,  a positive constant related to the 
particular features of the conduction mechanism, R a 
series resistance, and W the Lambert function. (1) is 
the solution of two antiparallel diodes with a single 
series resistance. The inverse currents of the diodes 
are neglected. Imin and Imax are the minimum and 
maximum values of the current amplitude, 
respectively. V is the absolute value of the applied 
bias and sgn the sign function. As shown in Fig. 4, as 
𝐼0 increases in (6), the I-V curve changes its shape 
from linear-exponential to linear, as experimentally 
observed in many memristive devices.  is a control 
parameter that runs between 0 (HRS) and 1 (LRS). 
The model allows testing intermediate conduction 
states as well. Here, we will focus on the extreme 
situations =0 and =1. Notice that, in our approach, 
there is no need to consider separate expressions for 
the HRS and LRS I-V curves as in previous works 
[17,18]. Expression (6) is used in (1) and (2). 
 
 
 
 
 
 
 
 
 
   
 
Figure 4. I-V curves for a memdiode. The parameter  changes the 
current magnitude from HRS (=0) to LRS (=1) in a continuous 
way.  
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 5. Switching events in a 16x16 CPA. a) Voltage 
distribution in the top/bottom layers and difference. b) Evolution 
of the terminal currents. c) Location of successive events. Follow 
the arrows in a). r=5, VW=VE=1V and VN=VS=0V.  
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3. Results and discussion 
 
 Once the location procedure for the switching 
cell and the conduction model for the memristive 
structure are established, eqns. (1) and (2) can be 
solved numerically. Let’s consider first a 16x16 
CPA. Figure 5a shows the hypothetical evolution of 
the array caused by the application of constant 
voltages (VW=VE=1V and VN=VS=0V) to the 
terminals. The top row in Fig. 5a corresponds to all 
devices in HRS. The second row shows a first 
OFF/ON switching event. The intersection of the 
horizontal and vertical lines clearly points out the 
location of the switching cell. Figure 5b shows the 
evolution of the four terminal currents. The 
incremental data are used to compute the locations 
(see Fig. 5c) of the events via eqns. (4) and (5).  
 
 
 
 
 
 
 
 
 
 
 
Figure 6. a) Evolution of the terminal currents. b) Location of 
consecutive switching events. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 7. a) Top layer, bottom layer and voltage difference. b) 
Identification of the switching cell in a 32x32 CPA (i=20,j=20). c) 
Change in the voltage distribution (before and after) around the 
switching cell. 
Figure 6 illustrates the case in which all memristors 
in the 16x16 CPA are initially in LRS. As the cells 
switch off (see Fig. 6a), the terminal currents 
decrease. Again, this information is used to detect 
the location of the successive switching events.  
 It is worth emphasizing that since the method is 
based on the incremental modification of the 
currents, the initial state configuration can be as 
complex as required. In this regard, Fig. 7 shows the 
case of a 32x32 CPA with a random distribution of 
LRS and HRS cells. The method is able to detect that 
the memdiode (i=20,j=20) switched off. For larger 
arrays the ability of the method to detect a switching 
event strongly depends on the current window 
(difference between LRS and HRS) and on the 
computation errors involved. Of course, in practice 
the method will be ultimately limited by the 
resolution of the experimental setup, the noise in the 
system, the variability of the switching process, etc. 
These issues require an in-depth analysis.  
 
 
4. Conclusions 
 
  A simple method for determining the location of 
a switching cell within a cross-point array was 
presented. The method is based on monitoring the 
evolution of the currents in a four terminal 
configuration. The proposed approach is general in 
the sense that it does not make any specific reference 
to the physics of the conduction mechanism 
associated with the memristive device. Although a 
similar approach has been successfully applied to the 
case of failure events in MOS transistors, 
experimental validation in CPAs is still pending.   
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